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Abstract—Turbo codes have been proposed for reducing the re-
quired transmission energy in Wireless Sensor Networks (WSNs),
although this gain must be offset by the turbo decoder’s process-
ing energy consumption. Previously, it has not been possible to
estimate this processing energy consumption until a relatively
late stage in the turbo code design process. This has prevented
the consideration of processing energy consumption at the early
design stages, when there is the greatest opportunity to adjust
the parameters of the design. To address this, we propose a
generalized turbo decoder architecture that supports a wide
variety of parameters, as well as a framework for estimating
its energy consumption as a function of these parameters at an
early design stage. We demonstrate that this facilitates a holistic
optimization of the turbo code parameters, minimizing the sum
of both the transmission and processing energy consumption.
Index Terms—turbo codes, wireless sensor networks, energy
consumption.
I. INTRODUCTION
In recent years, Wireless Sensor Networks (WSNs) have
attracted signiﬁcant interest in mobile and vehicular applica-
tions, for monitoring and controlling various system compo-
nents during transit. However in these applications, the WSN
nodes typically do not have regular or guaranteed access
to abundant sources of energy. Instead, the WSN nodes are
required to operate for extended periods of time without
replacement or recharging of their scarce energy resources.
Owing to this, WSNs require energy-efﬁcient wireless com-
munication.
The employment of Error-Correcting Codes (ECCs) in
WSNs has been proposed [1], [2] for improving their Bit
Error Rate (BER) performance, at the cost of increasing
their computational complexity. By correcting the transmission
errors that occur at lower transmission powers, ECCs facili-
tate a reduction in the overall Energy Consumption (EC) of
WSNs. However, previous studies [1], [3], [4] have shown
that in relay-aided multi-hop networks relying on decoding-
and-forwarding, the relatively high complexity and EC of the
ECC decoders may become prohibitive. Explicitly, the overall
EC of the ECC employed depends on both the transmission
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EC Etx
b and on the extra processing EC E
pr
b imposed by the
embedded decoder. Here, Etx
b is determined by the coding
gain provided by the ECC employed, while E
pr
b depends on
the decoding algorithm and its hardware implementation. The
encoder’s EC may however be insigniﬁcant compared to Etx
b
and E
pr
b , according to [1], [2]. As a result, the decisions made
during the code design stage, including the choices of the
parameters, have a direct effect on both Etx
b and E
pr
b .
In a conventional design of a ECC, the impact of the
parameters on the transmission EC Etx
b imposed can be
readily investigated using the classic BER analysis relying
on an appropriately chosen path-loss model [5]. However, the
processing EC E
pr
b has not been considered during the con-
ventional code design process, owing to the lack of accurate
estimation methods that allow the designer to investigate E
pr
b
of a particular ECC during the early design stage. Instead,
the computational complexity has been the prevalent factor
used by designers for considering the trade-off between the
performance and the resource requirements imposed by a
particular design [6]. However, following this approach, it is
too late to make any changes in the code design for optimizing
the overall energy efﬁciency during the implementation phase.
In order to address this, we propose a framework that
can be employed at an early design stage for estimating the
processing EC of the turbo decoder architecture of [7], which
was shown to be particularly energy efﬁcient. We focus on
Turbo Codes (TCs) employing the Bahl-Cocke-Jelinek-Raviv
(BCJR) algorithm, since they are popular codes that have
been adopted in numerous wireless communication standards
and because they are capacity-approaching codes, potentially
facilitating the greatest possible reduction in the transmission
energy Etx
b . We begin in Section II, by generalizing the turbo
decoder architecture of [7], so that it can adopt any set of
TC parameters. In Section III, we propose our framework,
which facilitates the accurate estimation of the generalized
turbo decoder’s EC, as a function of the TC parameters. In
Section IV, we continue by invoking our energy estimation
framework for a holistic TC design, which considers both Etx
b
and E
pr
b during the code design stage for arriving at an energy-
efﬁcient design for a speciﬁc target scenario. Speciﬁcally, for
demonstrating the beneﬁts of our holistic design method, we
apply it to the TC design of [6]. In [6], 36 different design can-
didates were investigated using both BER and computational
complexity analysis. By using the proposed design method2
for investigating the same design candidates, we demonstrate
that neither pure BER nor computational complexity results
are sufﬁcient for investigating the overall energy efﬁciency
of a TC, which justiﬁes the rationale of our proposed design
method. Finally, Section V concludes the paper.
II. THE ENERGY EFFICIENT TURBO DECODER
ARCHITECTURE
The design of a typical turbo encoder requires decisions
concerning the parameters, including the number of input
bits k for each component encoder, the number of memory
elements m for each component encoder and the number of
non-systematic output bits n for each component encoder, as
illustrated in Figure 1 [8], [9]. The choice of the Generator
Polynomial (GP) determines the convolutional code used by
the components encoders. However, we will demonstrate that
this choice does not affect the EC signiﬁcantly. Additionally,
the interleaver length (N k) has to be determined during the
early design stage, regardless of which type of interleaver is
chosen. The additional parameter that has to be determined is
the number B, indicating how many times the BCJR algorithm
is performed during the decoding process. In the typical Twin-
Component Turbo Code (TCTC) decoder shown in Figure 1, B
is twice the number of iterations I. However, in the less typical
Multiple-Component Turbo Code (MCTC) decoders [6], the
decoding process does not always perform an integer number
of iterations. Therefore, B is a better choice for characterizing
the decoding complexity. Furthermore, as discussed in [7],
the sliding-window technique is employed by the proposed
architecture for the sake of reducing the memory requirements.
As introduced in [10], the sliding-window technique consists
of three stages during the decoding process, namely the for-
ward recursion, the pre-backward recursion and the backward
recursion. The length ws of the sliding windows and the length
wp of the pre-backward recursion are two essential parameters.
Finally, to obtain quantitative EC estimates, some further
assumptions are required, which are not directly related to
the ECC performance, but are closely related to the decoding
EC E
pr
b . These assumptions include the process technology
used for implementing the decoder, the supply voltage v,
the operating clock frequency f and the operand width z
of the datapath in the decoder’s architecture. Throughout this
treatise, the Taiwan Semiconductor Manufacturing Company
(TSMC)’s 90 nm technology is assumed for the EC estimation
framework, while [11] investigates the impact of technology
scaling to BCJR decoders.
Since the parameters v and f are rarely used by the code
designers, recommended values will be given in this work.
In summary, the parameters required by the EC estimation
framework from the code design stage are given in Table I.
In practice, all operations of the turbo decoding scheme
can be performed by a simple Look-Up-Table-based Logarith-
mic Bahl-Cocke-Jelinek-Raviv (LUT-Log-BCJR) decoder [7],
which employs an LUT to approximate the Jacobian logarithm
used in the Log-MAP BCJR algorithm [12]. Note that only
one of the component decoders seen in Figure 1 is activated
at a time. When the LUT-Log-BCJR decoder employed is
TABLE I
SUMMARY OF THE VARIABLES IN THE ENERGY ESTIMATION FRAMEWORK.
k The number of inputs of each component encoder
m The number of memory elements of each component
encoder
n The number of non-systematic outputs of each com-
ponent encoder
ws The sliding-window length
wp The pre-backward recursion length
N The interleaver length
B The number of times that the BCJR algorithm is
performed
v The supply voltage
f The clock frequency
z The word length of the datapath
performing the task of the upper decoder in Figure 1, the mem-
ory blocks storing the Logarithmic Likelihood Ratios (LLR)
represent the a priori and extrinsic LLR memories connected
to the upper decoder. By contrast, when the LUT-Log-BCJR
decoder is performing the task of the lower decoder of
Figure 1, it will rely on a different set of memories storing the
LLRs of the lower decoder in Figure 1. The LUT-Log-BCJR
decoding algorithm of the decoder architecture employed is
detailed in [7]. The top-level conﬁguration of the generalized
LUT-Log-BCJR decoder architecture of [7] is portrayed in
Figure 2. The architecture was designed by ensuring that
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Fig. 2. The conﬁguration of the proposed LUT-Log-BCJR decoder architec-
ture.
the LUT-Log-BCJR decoding algorithm involved only Add
Compare Select (ACS) operations [13]. Each Calculation Unit
(CU) of Figure 2 is capable of operating in three modes,
namely the adder mode, the max* mode and the idle mode,
which perform additions, max* operations, or remain idle,
respectively. During max* operations, a Look-Up Table (LUT)
is employed to approximate the second term in the expression
max*(~ p; ~ q) = max(~ p; ~ q) + ln(1 + exp( j~ p   ~ qj));
as described in [7, Section III-C]. These calculations are
performed using a twos-complement ﬁxed point number rep-
resentation, having an operand width comprising z number
of bits. When employing an operand width of z = 9 bits, the
LUT-Log-BCJR decoding algorithm is tolerant to the overﬂow3
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Fig. 1. The conﬁguration of a typical TC scheme.
that is caused by adding two large numbers together [14]. For
this reason, the architecture of [7] does not use saturation
to avoid overﬂow. However, saturation and normalization
techniques [15] may be introduced in order to facilitate lower
operand widths, at the cost of a slightly increased hardware
complexity. A total of 2m CUs are operated in parallel, as
described in [7]. A controller is used for scheduling the
allocation of ACS operations to CUs. Since the interleavers
of different TC designs are suited to implementation in many
different ways, it is difﬁcult to estimate the EC of the in-
terleaver using a general method. For example, the Universal
Mobile Telecommunications System (UMTS) [16], Long Term
Evolution (LTE) [17] and WiMAX [18] TCs employ different
deterministic interleaver designs, which employ different cal-
culations to generate the interleaving patterns. In other TCs,
pseudo-random interleaving patterns may be employed, which
are not generated using calculations in an on-line manner, but
are rather pseudo-randomly generated off-line and then stored
for on-line use. However, as we will demonstrate later, the
interleaver’s EC in the WSN scenario may be insigniﬁcant
compared to the remaining parts of the turbo decoder. For
WSN applications, a ﬁxed-length interleaver is assumed for
estimating the EC.
III. ENERGY ESTIMATION FRAMEWORK
The EC is estimated in the unit of nJ/bit, which is deﬁned as
the energy consumed by the Sliding-Window LUT-Log-BCJR
decoder when decoding a single bit of information. Note
that there are (N  k) information bits per frame. In this
framework, the EC of the LUT-Log-BCJR decoder is divided
into four parts, namely the datapath’s, the controller’s, the
memories’ and the interleaver’s EC, which are estimated
separately, yielding:
ETurbo
b = E
Dp
b + ECtrl
b + EMem
b + EInt
b : (1)
In order to construct the EC models for E
Dp
b , ECtrl
b , EMem
b
and EInt
b , the time required by the different recursions of
the decoding process, namely the forward recursion, the pre-
backward recursion and the backward recursion, have to be
calculated. Firstly, in Section III-A, the time required by the
turbo decoder architecture employed is analyzed in terms
of the units of clock cycles. Secondly, in Sections III-B to
III-E, the energy models of E
Dp
b , ECtrl
b , EMem
b and EInt
b are
presented. Finally, the validation of the proposed framework
is provided in Section III-F.
A. Timing analysis of the turbo decoder architecture employed
In this section, all the time durations allocated to the
components during the decoding process are discussed, namely
that of the forward recursion Tfw, the pre-backward recursion
Tpbw and the backward recursion Tbw, as discussed in [7].
Additionally, each of these time durations is further divided
into three components, which are the average time durations
Tadd of the addition, Tmax
*
of the max* operation and the
idle time Tidle at each CU.
As discussed in [7], the scheduling of each CU in a
LUT-Log-BCJR decoder can be designed with the aid of a4
time schedule chart. More speciﬁcally, the number of clock
cycles required to complete all operations associated with one
trellis stage during the forward and pre-backward recursions
can be quantiﬁed as
Tfw = Tpbw = Tadd
fw + Tmax
*
fw + Tidle
fw ; (2)
where Tadd
fw = 2k 1(k+n), Tmax
*
fw = 4(2k 1) and Tidle
fw = 1
are the number of clock cycles in which addition, max* and
idle operations are performed, respectively.
The corresponding number of clock cycles for the backward
recursion can be quantiﬁed as
Tbw = Tadd
fw + Tmax
*
fw + Tidle
fw ; (3)
where
Tadd
bw = 2k 1(k + n) + (2k+1 + 1
2m)k,
Tmax
*
bw = 4(2k   1) +

4k +
  Pm 1
i=1 2
i
(m 1)2m

4(m   1)

k and
Tidle
bw = 2 +

1   1
2m +
 
1  
Pm 1
i=1 2
i
(m 1)2m

4(m   1)

k.
Finally, the number of clock cycles required per bit per
BCJR operation is given by
Te =
ws(Tfw + Tbw) + wpTpbw
ws  k
; (4)
where ws is the length of the sliding-window employed in the
forward and backward recursions, while wp is the length of
the window employed in the pre-backward recursion.
The overall throughput of the turbo decoder of Section II
expressed in bit/s can be calculated as f=(TeB), where f is
the clock frequency and B is the number of times that the
BCJR algorithm is performed. Here, each decoding iteration
comprises two operations of the BCJR algorithm.
B. Energy estimation of the datapath
For the datapath of the turbo decoder, the EC is estimated
based on the separate analysis of the sub-modules, namely of
the CU, the Regbank1 and the Regbank2 of Figure 2. Post-
layout simulations of each of these sub-modules are performed
for obtaining power-consumption-related information, which
were based on z = 9-bit operand-width implementations of
the sub-modules. This operand-width was recommended in
[14] for a m = 3 turbo decoder. For ﬁxed-point datapath
structures, the hardware complexity and EC scales linearly
with the operand-width [19], while the corresponding turbo
decoder’s error correction performance was characterized in
[14]. Based on our simulation results not included here due
to the limited space available, the per-bit energy model is
then derived for estimating the typical EC in terms of nJ per
clock cycle for the different sub-modules, when performing
different tasks. Finally, using the per-bit energy model of the
sub-modules, the total EC of a datapath in a particular turbo
decoder can be calculated based on the conﬁguration of the
datapath seen in Figure 2. Again, owing to space limitations,
only some of the simulation results are presented as examples
for supporting the mathematical models in this paper, because
the simulation results would require excessive space.
1) Calculation unit: The parameters that have measurable
impacts on the EC of CUs are k, m, n, v, ws and wp of Table I.
The energy impact of the parameter z is averaged out, since
the result considered here is the per-bit EC of the CU, which
was derived from a 9-bit operand-width implementation. The
parameters N and B are not considered here, since they are
not related to this part of the model, which are for the average
EC expressed in nJ/Clock Cycle. Furthermore, our simulation
results in Figure 3 show that the range of the parameter f
considered in this work, which is [10, 400] MHz, does not
have a signiﬁcant impact on the EC. Firstly, the per-bit EC of
Fig. 3. Ecyc results of the CU with four different combination settings of
k + n;m, where v = 1:2 V.
a CU per clock cycle evaluated for our three different modes,
namely for the adder mode ECU;add
cyc , max* mode ECU;max
*
cyc
and idle mode ECU;idle
cyc are modeled. According to the post-
layout simulation results not included here, the parameters
that have an observable impact on ECU;add
cyc , ECU;max
*
cyc and
ECU;idle
cyc are n, m, k and v of Table I. The effect of the
parameter v is independent of the effects of parameters n,
m and k, since the former changes the current in the circuits
while the latter changes the circuit structure of the CU. As for
the circuit structure of the CU, each of the parameters (k+n)
and m affect the connection between the CUs and the register
banks individually. Therefore, stipulating the assumption of
v = 1:2 V for a particular operational mode, the CU’s EC
increases linearly with either (k+n) or m, when the other one
of the two is ﬁxed, as shown in Figure 4. In a similar manner
to [11], linear curve ﬁtting may be applied to the simulation
results for the sake of estimating the CU’s EC as a function
of both (k+n) and m. These two functions are constrained to
cross each other at the point where we have k = 1, n = 1 and
m = 1, which are the smallest values for them. Furthermore,
according to our simulation results not included here owing to
space-economy, the impact of the variable v of Table I on the
EC may be estimated after applying a scaling factor of v
2
1:22
[20].
As a result, all the three typical EC values can be modeled5
( a )                                                                                                                                                                                                                               ( b )
Fig. 4. Ecyc results of the CU for (a) different m, where k = n = 1 and (b) different k + n, where m = 1, both with v = 1:2 V and f = 200 MHz.
by the function
ECU;(mode)
cyc =
v2
1:22(y1 + y2(k + n   2) + y3(m   1)); (5)
where mode can be ‘add’, ‘max*’ or ‘idle’. Naturally, for the
different modes, the coefﬁcients y1, y2 and y3 have different
values, as seen in Table II. The action of the 1-bit CU during
TABLE II
SUMMARY OF THE COEFFICIENTS’ VALUES OF EQUATION 5 WHEN THE
1-BIT CU IS IN DIFFERENT MODES.
mode y1 y2 y3
add 1:002  10 4 0:163  10 5 0:516  10 5
max* 1:036  10 4 0:188  10 5 0:526  10 5
idle 0:464  10 4 0 0
the decoding process is based on a combination of the three
operational modes. As a result, the typical per-bit EC of the
CU during the forward recursion stage ECU;fw
cyc , pre-backward
recursion stage ECU;pbw
cyc and the backward recursion stage
ECU;bw
cyc can be modeled on this basis, which is given by
ECU;fw
cyc = ECU;pbw
cyc =
Tadd
fw ECU;add
cyc + Tmax
*
fw ECU;max
*
cyc + Tidle
fw ECU;idle
cyc
Tfw
; (6)
ECU;bw
cyc =
Tadd
bw ECU;add
cyc + Tmax
*
bw ECU;max
*
cyc + Tidle
bw ECU;idle
cyc
Tbw
; (7)
where Tfw, Tbw, Tadd, Tmax* and Tidle can be calculated based
on Equation 2 to 4 in Section III-A. The average EC of the
1-bit CU for a turbo decoder can be modeled by
ECU
cyc =
ws(ECU;fw
cyc + ECU;bw
cyc ) + wpECU;pbw
cyc
2ws + wp
: (8)
To validate the EC estimation results, we compared them to
the post-layout simulation results of the CUs for four different
parametrizations over the operating clock frequency range of
f 2 [10;400] MHz. The results show that the maximum error
of the estimation is 1.75%.
2) Register bank: For the register banks, the parameters that
have measurable impacts on the EC are k, m, n, v, ws and wp
of Table I. The rest of the parameters seen in Table I are not
involved in this part of the mathematical model for reasons
similar to those discussed in Section III-B1. Furthermore, two
parameters are introduced for the energy model, namely the
number of the registers r in a register bank and the updating
rate u of a register bank quantiﬁed in terms of the average
number of updated registers per clock cycle. According to
the post-layout simulation results not included here, a register
has a constant power consumption while its value remains
unaltered, but it has an increased dynamic power consumption
during the clock cycles, where its value is updated. As a result,
the EC of a register bank is modeled by the variables r, u and
v of Table I, where r and u of Regbank1 and Regbank2 seen
in Figure 2 can be calculated using k, m, n, ws, wp, while
the time duration results rely on Section III-A. Similarly to
our model generated with the aid of the CU, based on the
simulation results characterizing a register bank associated
with different values of r, u and v, a function is generated with
the aid of linear curve ﬁtting [11] for the sake of modeling
the EC of a 1-bit register bank, as follows:
E(Regbank)
cyc =
v2
1:22r(0:168u + 0:1511)  10 3; (9)
where Regbank can be Regbank1 or Regbank2 of Figure 2.
For Regbank1 and Regbank2, the parameters u and r can be
calculated according to Table III. As shown in Equation 9,
although there are six parameters for the register bank’s energy
model, essentially, the EC is determined by the parameter v
and another two parameters, namely r and u. Except for v, the
other ﬁve parameters of Table I are only used for calculating r
and u. Therefore, to validate our energy estimation model, we
compare the estimation results and the post-layout simulation
results of the register bank associated with r = 8, u 2 [0;0:5]6
TABLE III
SUMMARY OF THE INTERNAL VARIABLE VALUES OF EQUATION 9.
r u
Regbank1 k + n
2ws + wp
ws(Tfw + Tbw) + wpTpbw
Regbank2 2m(2k   1)
ws
k+n
2Tfw + ws
(k+n)(2k 1)+2(k+1)+2k(k+m 1) 4
2(2k 1)Tbw
+ wp
k+n
2Tpbw
2ws + wp
for the operating clock frequency range of f 2 [10;400] MHz.
The results show that the maximum error of the estimation is
as low as 1.24%.
3) Datapath: Finally, the EC of a datapath can be estimated
by summing the EC of the CUs and register banks, which is
expressed in nJ/bit as:
E
Dp
b = zBTe(2mECU
cyc+ERegbank1
cyc +ERegbank2
cyc ): (10)
To validate the ﬁnal energy estimation of the total datapath
EC, two LUT-Log-BCJR decoders of two different TCs were
implemented using our generalized architecture. Post-layout
simulations were then performed for obtaining the post-layout
EC. Design-I has the speciﬁcation of k = 1, m = 3 and n = 1.
By contrast, Design-II relies on k = 1, m = 2 and n = 1.
Inspired by the maximum block length of the LTE TC [17],
we employ block lengths of N = 6144 bits for both designs.
Additionally, z = 9, ws = 128, wp = 24, f = 400 MHz
and v = 1:2 V were assumed in both cases, where f = 400
MHz is the maximum clock frequency that is supported by the
architecture of [7]. Our results not included here demonstrated
that the error in the estimated results is less than 2% of the
post-layout simulation results.
C. Energy estimation of the controller
In typical ASIC design processes, no intricate knowledge
of the controller’s hardware implementation can be obtained
before synthesis. This is because unlike the datapath and the
memory blocks, the controller design is based on the behavior
model. As a result, the EC of the controller is difﬁcult to
estimate at an early design stage [21], [22].
In this framework, an experience based model is proposed
for estimating the controller’s EC. The parameters that affect
the controller include k, m, n, ws, wp and N. Firstly, a conﬁg-
urable Register-Transfer Level (RTL) model of the proposed
architecture’s controller is designed for investigating its EC
in conjunction with different design parameters. This RTL
module is not necessarily a complete controller for any partic-
ular LUT-Log-BCJR decoder, but it is designed to include the
abstracted state machine and part of the combination logic cir-
cuits generating the control signals, which can be generalized
for any decoder. The RTL module may be readily reconﬁgured
by appropriately changing the parameters for the investigation.
It represents up to 95% of the hardware complexity of the
actual controllers. This inaccuracy in the controller’s energy
estimation is acceptable for the proposed architecture, since the
simulation results show that the controller typically contributes
only a small fraction (less than 5%) of the total EC of the turbo
decoder.
Using the proposed RTL module, the EC of the proposed
architecture’s controller is investigated. Our post-layout sim-
ulation results not included here show that the EC variation
caused by different clock frequencies f is insigniﬁcant. There-
fore, EControl
cyc may be considered to be independent of f.
For f = 400 MHz, v = 1:2 V, ws = 128, wp = 24, k = 1,
m = 1 and n = 1, EControl
cyc may be modeled as
Ectrl
cyc;N = (0:01788dlog2(N + 1)e + 0:4293)  10 3: (11)
The parameter values of ws = 128 and wp = 24 are recom-
mended for the proposed architecture, except for N  128,
in which case, the sliding window technique is not required
and the situation is equivalent to ws = N and wp = 0 for
the design [7]. However, this exception does not affect the
controller’s EC, according to our simulation results using the
WiMax TC as an example. Speciﬁcally, in this case, we have
N = 240 and Ectrl
cyc is 5:92510 4 nJ/Clock Cycle when using
the sliding window technique, while we have 5:9125  10 4
nJ/Clock Cycle, otherwise.
Let us now continue by proposing a technique of estimating
Ectrl
cyc as a function of the parameters k, m and n with the aid of
four groups of simulation results. For f = 400 MHz, v = 1:2
V, N = 1024, ws = 128, and wp = 24 Table IV provides
the four groups of results, which considered four different
conditions of the variables k, m and n. To estimate Ectrl
cyc
TABLE IV
Ectrl
cyc (10 4NJ/CLOCK CYCLE) SIMULATION RESULTS OF VARIABLE k,
m AND n.
group-1
m = 1
n = 1
k 1 2 3 4
Ectrl
cyc 6:255 6:4075 6:6 6:9725
k 5 6 7 8
Ectrl
cyc 7:2475 7:3625 7:545 7:815
group-2
k = 1
n = 1
m 1 2 3 4
Ectrl
cyc 6:255 6:3275 6:3725 6:675
m 5 6 7 8
Ectrl
cyc 6:21 6:39 6:3775 6:3225
group-3
k = 1
m = 1
n 1 2 3 4
Ectrl
cyc 6:255 6:205 6:145 6:39
n 5 6 7 8
Ectrl
cyc 6:3325 6:2925 6:2825 6:4025
group-4
k = m
m = n
k = m = n 1 2 3 4
Ectrl
cyc 6:255 6:3925 6:8625 7:0175
k = m = n 5 6 7 8
Ectrl
cyc 7:465 7:5925 7:7225 7:7795
for a speciﬁc combination of k, m and n, ﬁrstly, Ectrl
cyc;k(k),
Ectrl
cyc;m(m), Ectrl
cyc;n(n) and Ectrl
cyc;s(s) are used for generating
the results of Table IV. For a certain speciﬁcation of fk;m;ng,
s = min(k;m;n) is deﬁned and Ectrl
cyc is estimated as follows:
Ectrl
cyc;k;m;n(k;m;n) = Ectrl
cyc;s(s)+[Ectrl
cyc;k(k) Ectrl
cyc;k(s)]+
[Ectrl
cyc;m(m)   Ectrl
cyc;m(s)] + [Ectrl
cyc;n(n)   Ectrl
cyc;n(s)]: (12)7
Combining the equations above for N, k, m, n and v allows
Ectrl
cyc to be estimated as
Ectrl
cyc =
v2
1:2
Ectrl
cyc;k;m;n(k;m;n)+
0:01788(dlog2(N + 1)e   11)  10 3: (13)
Finally, similar to the datapath, the energy efﬁciency of the
controller can be calculated in nJ/bit as
Ectrl
b = B  Te  Ectrl
cyc: (14)
To verify the model, we compare the estimation results
and the simulation results of Ectrl
b for four prototype appli-
cations [23]–[26] with the operating clock frequency range
of f 2 [10;400] MHz. The estimation error is less then 1%
of the post-layout simulation results not included here due to
the space limit. However, as mentioned earlier in this section,
neither the simulation results nor the estimation results used
for validation are of the actual controllers, instead they were
based on the abstracted RTL module of the controllers. As
mentioned, the abstracted RTL module represents up to 95% of
the actual controllers, which typically contribute less than 5%
of the decoders’ EC. Hence, the above-mentioned inaccuracy
of using the abstracted RTL module is acceptable.
D. Energy estimation of the memories
For the memories, the databook provided by the standard
library developer [27] provides speciﬁcations, which allow the
EC to be calculated. According to the TSMC 90 nm databook
[27], the power consumption of a particular memory module
size can be estimated by considering both the accessing rate
a in units of accesses per clock cycle, as well as the clock
frequency f and the supply voltage v. According to [27],
memory writing and reading operations may be considered
to have the same EC. In the standard cell library, the power
consumption of the SRAM used in the architecture can be
estimated using the reference table of [27]. In the reference
table, the typical memory access power consumption pa and
leakage current Il are given for memory blocks having various
sizes and operand-widths. The power consumption Pa can
be used for calculating the dynamic EC, when the memory
is being accessed. The leakage current Il can be used for
calculating the static EC of the memory, when it is idle.
However, the reference table only provides the reference data
for typical supply voltages, hence, the voltage scaling factor
v
2
1:22 used for the previous equations can still be applied. In
this case, the typical speciﬁcations of the TSMC 90 nm SRAM
operating at 1.2 V are used.
To estimate the memories’ EC, the speciﬁc memories
required by the proposed architecture are divided into two
types, namely, the LLR memory blocks and the metric-storage
memory block. Furthermore, the LLR memories in the turbo
decoding scheme of Figure 1 are divided into three groups.
The a priori LLR memories with indices 1 to k are deﬁned
as Group-1. The a priori LLR memories with indices (k +1)
to (k + n) are deﬁned as Group-2. Finally, the extrinsic LLR
memories with indices 1 to k are deﬁned as Group-3.
Based on the speciﬁcations provided by the databook [27],
for a particular memory block ’M’, the typical EC per clock
cycle can be calculated as
EM
cyc =
( v
3
1:22fpaa(M) + vIl)  10 3
f
; (15)
where a(M) is the accessing rate of the particular memory
block in the decoder. The variable (M) deﬁnes the four
possible types of memories, namely the metric memory m,
the memory in Group-1 (g1), the memory in Group-2 (g2)
and the memory in Group-3 (g3). The calculation of a(M) is
summarized in Table V. As a result, the EC for the particular
TABLE V
SUMMARY OF THE a(M) VALUES OF EQUATION 15.
M a(M)
m 4ws
ws(Tfw+Tbw)+wpTpbw
g1
2ws+wp
ws(Tfw+Tbw)+wpTpbw
g2
2ws+wp
2(ws(Tfw+Tbw)+wpTpbw)
g3
3ws+wp
2(ws(Tfow+Tbw)+wpTpbw)
memory block ’M’ can be calculated as
EM
b = B  Te  EM
cyc: (16)
There is one metric memory block, k memory blocks in
Group-1, n memory blocks in Group-2 and k memory blocks
in Group-3. Therefore, the total EC of the memories in the
decoder is
EMem
b = Em
b + kE
g1
b + nE
g2
b + kE
g3
b : (17)
Since the energy model of the memories is provided by the
manufacturer, our simulation results not included in here show
that the estimation error becomes less than 0.5% compared to
the post-layout simulation results, when the memory blocks
are not embedded into any other circuit structure. Figure 5
gives both the simulation results and the estimation results of
an 12864 bits SRAM module, in order to verify this memory
energy model.
Fig. 5. The error bar result of 128  64 bits memory, v = 1:2 V.8
E. Energy estimation of the interleaver
The interleaver is typically designed independently of the
TC. As a result, it is not possible to devise a general model
for estimating the EC of the interleaver in a turbo decoder,
owing to the many different types of interleavers that can be
used. However, the rate at which the interleaver is required
to generate addresses is relatively low in the proposed archi-
tecture. As a result, it is straightforward to implement a low-
complexity interleaver, having an insigniﬁcant EC compared
to the turbo decoder. Therefore, a less accurate estimation of
the interleaver’s EC does not signiﬁcantly impact the overall
estimation accuracy of the proposed framework. To simplify
the EC estimation of the interleaver, further assumptions may
have to be made for the framework employed. Firstly, the
interleaver may be limited to supporting only a single length.
Secondly, the LTE interleaver design may be chosen for the
estimation. These assumptions allow a relatively simple EC
model to be obtained for the interleaver and are reasonable
for WSN applications. The simulation and estimation results
presented in this section will demonstrate that due to the
low address generation speed requirement of the proposed
architecture, the EC of the interleaver is insigniﬁcant.
The EC of the LTE interleaver is affected by the interleaver
length N and the address generation rate g. Similarly to the
modeling methods that were proposed for the register banks
and the CU in Section III-B, the EC of the interleaver can be
estimated in terms of nJ/Clock Cycle as
EInt
cyc =
v2
1:22(0:9382g + 0:4359)  10 3; (18)
where g is calculated as
g =
2ws + wp
ws(Tfw + Tbw) + wpTpbw
: (19)
Finally, the EC of the interleaver normalized to represent the
decoding of a single bit of information is
EInt
b = B  Te  EInt
cyc: (20)
To validate the model, we compared the estimation results
and the post-layout simulation results not included here, for the
interleaver considered for the four different interleaver lengths
of N = [512;1024;2048;4096], for address generation rates
of g 2 [0;0:5] and for the operating clock frequency range of
f 2 [10;400] MHz. The results show that the maximum error
of the estimation is 1.11%.
Note that the LTE interleaver employs a Quadratic Polyno-
mial Permutation (QPP) design [28], having particular parame-
ters f1 and f2. More speciﬁcally, the LTE interleaver calculates
the interleaved position of the LLR with index i according to
(i) = (f1i + f2i2) mod N;
where N is the interleaver length. This operation is similar
to that of the WiMAX interleaver, which employs an Almost
Regular Permutation (ARP) design [28], according to
(i) = [iP0 + A + d(i mod C)] mod N;
where P0, A and [d(j)]
C 1
j=0 are parameters of the interleaver
and C is a small number, such as 4 or 8. In the QPP and ARP
designs, the computational, storage and memory accessing
demands are similar to each other. Furthermore, these demands
are small compared to those of the LUT-Log-BCJR decoder,
as we shall show in Section III-F. Owing to this, our analysis
might be deemed to be sufﬁciently accurate for modeling
all QPP and ARP interleaver designs. Note however, that
non-deterministic interleaver designs, such as the S-random
interleaver [29], have signiﬁcantly higher storage demands
than the deterministic QPP and ARP designs. For this reason,
our model cannot be expected to provide an accurate energy
estimation for non-deterministic interleavers. However, owing
to their high storage demands, non-deterministic interleavers
are rarely employed in practice.
F. Validation of the proposed framework
Using the above framework, the EC of a turbo decoder in
nJ/bit can be estimated. The designer has the freedom to adjust
all the parameters in Table I. For parameter v, the standard
values of the TSMC 90 nm technology relying on v = 1:2 V
can be used as the default value. Furthermore, we recommend
the clock frequency’s maximal value of f = 400 MHz, since
this facilitates the highest decoding throughput and the lowest
EC EM
cyc for the memories, as shown in (15). Although an
iterative turbo decoder comprises a parallel concatenation of
two BCJR decoders, these are operated alternately, rather than
concurrently. Therefore, a single datapath can be employed to
alternately support each of the two BCJR decoders. In addition
to the datapath, the turbo decoder requires the controller,
the memories and the interleaver of Sections III-B – III-E,
respectively. When all the components are connected together
to form a decoder, the chip layout will be adjusted for each in-
dividual implementation with the assistance of the Computer-
Aided Design (CAD) tools of [30]. These adjustments cannot
be predicted by the proposed framework. Therefore, to ascer-
tain that these adjustments do not affect the accuracy of the
estimation framework signiﬁcantly, three different turbo code
designs have been implemented for the sake of validation, as
shown in Table VI. More speciﬁcally, we consider Design-
I and Design-II from Section III-B, as well as an additional
turbo code, which we refer to as Design-III. This employs
component codes having the GP of the WiMAX turbo code
[18], which corresponds to k = 2 inputs and n = 2 non-
systematic outputs. All three considered designs employ block
lengths of N = 6144 bits, in order to allow their comparison.
Additionally, the parameter values of z = 9, B = 10, f = 400
MHz and v = 1:2 V were assumed in all cases. Table VI
shows that in each case, our EC estimation is within 5% of the
post-layout simulation result. We consider this accuracy to be
sufﬁcient for allowing the proposed framework to characterize
a turbo decoder’s EC in future studies, eliminating the need
to carry out hardware design, synthesis, layout and simulation
in order to estimate the EC. In each case, we found that the
energy consumption of the interleaver represents less than 4%
of the total turbo decoder energy consumption, as described
in Section III-E.9
TABLE VI
COMPARISON OF THE ESTIMATION RESULTS AND THE SIMULATION
RESULTS OF THE ENERGY CONSUMPTIONS (NJ/BIT) OF THE EXAMPLE
DESIGNS.
Design-I Design-II Design-III
Specs
k 1 1 2
m 2 3 3
n 1 1 2
Simulation result 4.7686 nJ/bit 6.3955 nJ/bit 8.7326 nJ/bit
Estimation result 4.4244 nJ/bit 6.0826 nJ/bit 8.5146 nJ/bit
IV. HOLISTIC DESIGN METHOD
Based on the energy estimation framework of Section III,
a holistic TC design method is proposed in this section for
optimizing the overall EC. The particular design example
of [6] is invoked for presenting our holistic design method.
However, the approach adopted here is in contrast to that
of [6], where a TC was designed by comparing different
parametrizations relying on EXtrinsic Information Transfer
(EXIT) charts and the BER performance alone. By contrast,
in thus contribution both Etx
b and E
pr
b are considered during
the design stage and a holistically energy-optimized design is
created for the scheme considered.
A. Transmission energy estimation
In order to consider both Etx
b and E
pr
b , an appropriate model
is required for the estimation of Etx
b . For example, the path-
loss model of wireless communication relying on speciﬁcally
chosen parameters based on the target scenario may be used.
The path-loss model used in this paper has also been employed
in [1], [3], [7], which is given by
Pl(d)[dB] = 20log10

4


+ 10plog10(d); (21)
where  = c=f is the wave-length of the carrier, c = 2:998
108 m/s is the speed of light, p is the path-loss exponent and
d is the transmission distance. Furthermore, the environmental
parameters and WSN system speciﬁcations of Table VII are
assumed, where N0 = 10  log10(k  T) =  203:8 dBJ, with
k = 1:3806503  10 23 being the Boltzmann constant and
T = 300K the room temperature. Finally, according to [3],
TABLE VII
ENVIRONMENT ASSUMPTIONS AND SYSTEM SPECIFICATION OF THE
ESTIMATED WSN.
Transmission frequency (f) 5.8 GHz
Power ampliﬁer efﬁciency loss (A) 4.81 dB
Receiver noise ﬁgure (RNF) 4 dB
Path loss exponent (p) 4
BER target 10 4
Uncoded system minimum re-
ceived SNR at the target BER (S0)
34 dB
Temperature 300 K
Thermal noise (N0) -203.8 dBJ
the transmission energy expressed in J/bit is given by
Etx
b = 10(N0+S0+RNF+Pl+A G)=10; (22)
where G is the coding gain provided by the TC employed,
which may be quantiﬁed using conventional BER analysis.
Naturally, the coding gain G is a function of the TC parame-
ters, such as its GP, interleaver design and the parameters of
Table I.
For a real design, the parameters of Table VII have to be
determined based on the speciﬁc target scenario considered. As
shown in Table VII, we assume a power ampliﬁer efﬁciency
loss A of 4.81 dB, which corresponds to a power ampliﬁer
efﬁciency of 33%. This is typical of Class A/B ampliﬁers,
as shown in [1, Table 3], which compares various different
ampliﬁer designs.
B. Overall energy estimation
Again, to demonstrate the estimation of Etx
b and E
pr
b for the
sake of determining the parametrization of a TC for a particu-
lar scenario, the design of [6] is chosen as an example. There
were 36 candidate parametrizations of MCTCs and TCTCs in
[6], as shown in Table VIII. The interleaver length of all the
TABLE VIII
THE CHOSEN TC DESIGNS.
candidate k m n R B polynomial C
sysTCTC-1 1 3 1 1/3 3 (17;15)o 24
sysTCTC-1 1 3 1 1/3 6 (17;15)o 48
sysTCTC-1 1 3 1 1/3 12 (17;15)o 96
sysTCTC-2 1 3 1 1/4 3 (17;15)o 24
sysTCTC-2 1 3 1 1/4 6 (17;15)o 48
sysTCTC-2 1 3 1 1/4 12 (17;15)o 96
sysTCTC-3 1 3 1 1/5 3 (17;15)o 24
sysTCTC-3 1 3 1 1/5 6 (17;15)o 48
sysTCTC-3 1 3 1 1/5 12 (17;15)o 96
sysTCTC-4 1 3 1 1/6 3 (17;15)o 24
sysTCTC-4 1 3 1 1/6 6 (17;15)o 48
sysTCTC-4 1 3 1 1/6 12 (17;15)o 96
TCTC-1 1 3 1 1/3 3 (10;17)o 24
TCTC-1 1 3 1 1/3 6 (10;17)o 48
TCTC-1 1 3 1 1/3 12 (10;17)o 96
TCTC-2 1 3 1 1/4 3 (10;17)o 24
TCTC-2 1 3 1 1/4 6 (10;17)o 48
TCTC-2 1 3 1 1/4 12 (10;17)o 96
TCTC-3 1 3 1 1/5 3 (10;17)o 24
TCTC-3 1 3 1 1/5 6 (10;17)o 48
TCTC-3 1 3 1 1/5 12 (10;17)o 96
TCTC-4 1 3 1 1/6 3 (10;17)o 24
TCTC-4 1 3 1 1/6 6 (10;17)o 48
TCTC-4 1 3 1 1/6 12 (10;17)o 96
MCTC-1 1 2 1 1/3 6 (4;7)o 24
MCTC-1 1 2 1 1/3 12 (4;7)o 48
MCTC-1 1 2 1 1/3 24 (4;7)o 96
MCTC-2 1 2 1 1/4 6 (2;3)o 24
MCTC-2 1 2 1 1/4 12 (2;3)o 48
MCTC-2 1 2 1 1/4 24 (2;3)o 96
MCTC-3 1 2 1 1/5 6 (2;3)o 24
MCTC-3 1 2 1 1/5 12 (2;3)o 48
MCTC-3 1 2 1 1/5 24 (2;3)o 96
MCTC-4 1 2 1 1/6 6 (2;3)o 24
MCTC-4 1 2 1 1/6 12 (2;3)o 48
MCTC-4 1 2 1 1/6 24 (2;3)o 96
design candidates was N = 2048 and they were characterized
using the BER performance. Their computational complexity
was deﬁned in terms of the number of trellis states 2m and
the number of iterations B as follows:
C = 2m  B: (23)
Based on the comparison of the BER performance and the
complexities, it was concluded that the MCTCs generally have
a better performance than the corresponding TCTCs at all the
complexities considered. The conclusions of [6] were inferred10
from using the conventional TC design method and can be
applied in conventional TC applications.
However, in this section we will demonstrate that when
the EC is a major concern in a WSN target application,
the conventional design method is sub-optimum, because we
have to consider both Etx
b and E
pr
b in the speciﬁc application
scenario. By using the proposed framework, E
pr
b of each
TC candidate listed in Table VIII can be estimated. Given a
particular application scenario, the speciﬁcations of Table VII
and the typical communication range d of the application can
be taken into account. Therefore, using the BER results of [6]
and the relevant path loss model, Etx
b of each candidate listed
in Table VIII can be estimated. Figure 6 shows the estimated
results using the speciﬁcations given in Table VII for a WSN
communication range of d = 40 m. The candidate designs
characterized in Figure 6 are arranged in a descending order
of the Signal-to-Noise Ratio (SNR) required for achieving
BER = 10 5 from left to right. In [6], the design MCTC-
4 was recommended for situations where a complexity C of
96 or 48 can be afforded, since it facilitates a BER of 10 5
at the lowest SNR in these cases. When a complexity C of 24
can be afforded, [6] recommends MCTC-3, correspondingly.
However, the results of Figure 6 show that neither MCTC-3
nor MCTC-4 offer the lowest overall EC Eb = Etx
b + E
pr
b .
Instead, the design sysTCTC-4 associated with C = 48
and sysTCTC-3 with C = 48 have the lowest overall EC
amongst all the candidates. Indeed, these schemes offer a lower
overall energy consumption than any of the schemes that were
recommended in [6].
In Figure 7, the overall ECs are plotted versus the required
SNRs, which are derived from the BER results and the
computational complexities, respectively. It transpires from
Figure 7 that neither of them has a direct relationship with
the overall EC. Therefore, we conclude that neither the BER
results nor the computational complexity facilitate an accurate
EC Eb = Etx
b + E
pr
b prediction.
The case study of [6] offers a simple example for demon-
strating the philosophy of the proposed holistic design method.
Naturally, our assumptions concerning the propagation envi-
ronment and the WSN system speciﬁcations were simpliﬁed
for avoiding digression from the principles. Nonetheless, the
proposed design method is capable of assisting the designer in
optimizing a TC design in many different aspects. For exam-
ple, apart from the basic TC parameters, the longest interleaver
length N of a TC determines the memory requirement of the
hardware implementation, which contributes a signiﬁcant part
of the total decoding EC. The number of decoding iterations
performed has a signiﬁcant effect on both the BER perfor-
mance and on the decoder’s EC. Additionally, the number
of hops employed in a multi-hop network determines the
average transmission range and the sensor densities. All of
these aspects directly affect both the transmission EC and the
decoding EC. As a result, the proposed design method can be
used for optimizing a wide variety of related speciﬁcations for
the sake of improving the system’s energy efﬁciency.
Note that as in [3], our analysis assumes that the power
ampliﬁer and the turbo decoder are the only components of
the transmitter and receiver that consume energy. In practice
however, energy will also be consumed by other baseband
and Radio Frequency (RF) components, such as the turbo
encoder, modulator, ADC/DAC, ﬁlters, oscillators, mixers,
synchronizer, channel estimator, demodulator and low noise
ampliﬁer [31]. For the sake of simplicity and in order to
adhere to the approach of [3], these components have been
neglected in this analysis. However, they may be considered
by employing Eb = Etx
b +E
pr
b +Ec
b, where Ec
b is a constant
that quantiﬁes the total EC of the above listed components. An
appropriate value may be selected for Ec
b using the discussions
of [31]. Note however that adding the same constant value Ec
b
to each of the overall EC results provided in Figure 7 would
not change which particular scheme offers the lowest overall
EC.
V. CONCLUSIONS
In this paper, we discussed the design of TCs in WSNs
with the aim of reducing the overall EC. The importance of
optimizing the TC at an early design stage was discussed,
bearing in mind that both the transmission EC Etx
b and
the decoding EC E
pr
b have to be considered right from the
commencement of the design. The conventional design method
is capable of analyzing Etx
b , the BER performance and the
computational complexity during the design stage, but it is
unable to consider the decoding EC. Therefore, a novel EC
estimation framework based on the turbo decoder architecture
of [7] was proposed for estimating the decoding EC during an
early design stage. The EC estimation error was less than 5%
compared to the post-layout simulation results. The proposed
framework constitutes a novel holistic design method, which
allows us to consider the overall EC Etx
b + E
pr
b for arbitrary
TC designs during an early design stage. The wide-ranging
TC design study of [6] was used for characterizing our design
method. As a result, we showed that the holistic design method
is capable of ﬁnding TC parametrizations optimized in terms
of the overall EC for a particular application. Our future work
will consider the generalization of the proposed framework to
process technologies other than 90 nm.
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